

## 27.8 A 4600 $\mu\text{m}^2$ 1.5 $^\circ\text{C}$ ( $3\sigma$ ) 0.9kS/s Thermal-Diffusivity Temperature Sensor with VCO-Based Readout

Rui Quan, Ugur Sonmez, Fabio Sebastiano, Kofi A. A. Makinwa

Delft University of Technology, Delft, The Netherlands

Temperature sensors are widely used in microprocessors to monitor on-chip temperature gradients and hot-spots, which are known to negatively impact reliability [1-4]. Such sensors should be: 1) Small to facilitate floor planning; 2) Fast to track millisecond thermal transients and 3) Easy to trim to reduce the associated costs. Recently, it has been shown that thermal diffusivity (TD) sensors can meet these requirements [5]. TD sensors operate by digitizing the temperature-dependent delay associated with the diffusion of heat pulses through an electro-thermal filter (ETF), which, in standard CMOS, can be readily implemented as a resistive heater surrounded by a thermopile. Unlike BJT-based temperature sensors, their accuracy actually improves with CMOS scaling [6], since it is mainly limited by the accuracy of the heater/thermopile spacing, which in turn is determined by lithography. However, the readout circuitry of prior TD sensors has been based on analog phase-domain  $\Delta\Sigma$  ADCs, which are not easily ported to low-voltage technologies, and which occupy much more area than the ETF itself [5].

This paper presents a highly digital TD sensor in 0.16 $\mu\text{m}$  CMOS with  $\pm 1.5^\circ\text{C}$  ( $3\sigma$ , single trim) inaccuracy and achieving 0.6 $^\circ\text{C}$  resolution at a 0.9kS/s sampling rate. The sensor occupies only 4600 $\mu\text{m}^2$ , which is 40% less than [5], and which compares favourably to state-of-the-art sensors with similar accuracy and sampling rates [1-4]. This advance is mainly enabled by the adoption of a highly digital VCO-based phase-domain  $\Delta\Sigma$  ADC.

Figure 27.8.1 shows the block diagram of the proposed TD sensor. It consists of an ETF, a gm stage, a current-controlled oscillator (CCO) and a 6b up/down counter. The gm stage and the CCO realize a VCO, which converts variations in the ETF's output voltage into variations in the CCO's frequency. After conversion to the frequency domain, the phase shift of the ETF ( $\Phi_{\text{ETF}}$ ) is then digitized by a 1<sup>st</sup>-order phase-domain  $\Delta\Sigma$  modulator. Unlike the amplitude-domain modulator used in [5], which was based on a chopper demodulator and a gm-C integrator, the modulator used here is based on a simple up-down counter. Since the input is now in the frequency domain, the counter replaces the integrator, while its up-down input, Fchop, emulates the action of the chopper demodulator, i.e. determining whether the counter's state is either incremented or decremented. The counter's output is sampled and quantized by latching its most significant bit (MSB). The resulting output bitstream (BS) then switches Fchop between  $F\Phi 0$  and  $F\Phi 1$  in a  $\Delta\Sigma$  manner. Thanks to the compact footprint of the CCO and the counter, the area of the proposed read-out circuit is much smaller than that of the capacitor-dominated gm-C-based solution. The requirements on the gm stage are also relaxed, since its gain no longer affects sensor accuracy. Moreover, the offset currents introduced by the high-frequency switching action of an analog chopper are eliminated, thus obviating the need for the system-level chopping used in [5].

An external 75MHz clock (Fsync) is used to generate a 1.17MHz ETF drive signal (Fdrive) and two reference 1.17MHz clocks ( $F\Phi 0$  and  $F\Phi 1$ ) with phase shifts  $\Phi 0$  and  $\Phi 1$ , respectively. Each of these phase-shifts can be independently adjusted in 5.625 $^\circ$  steps spanning a phase range from 0 to 90 $^\circ$ . As in [5], an incremental two-step (zoom) conversion is adopted. During the coarse conversion,  $\Phi 0$  and  $\Phi 1$  are set to 0 and 90 $^\circ$  to cover the full temperature range, and a 128-step conversion is used to obtain a 4b estimate of the ETF's phase,  $\Phi_{\text{coarse}}$ .  $\Phi 0$  and  $\Phi 1$  are then set to straddle  $\Phi_{\text{coarse}}$ , such that  $\Phi 1 - \Phi 0 = 33.75^\circ$ . A 1024-step fine conversion is then initiated to accurately determine the ETF's phase shift,  $\Phi_{\text{fine}}$ . A full zoom ADC conversion requires 1272 clock samples (including 110 samples for CCO frequency trim) at a sampling rate of 1.17MHz, resulting in a conversion rate of 0.9kS/s.

Figure 27.8.2 shows the timing diagram of the  $\Delta\Sigma$  loop, for the situation when the CCO's frequency, Fcco, is modulated by the ETF's output voltage at Fdrive. The value accumulated by the counter after one complete up/down cycle will then be proportional to the integrated phase-shift between the modulated frequency and the up/down control signal Fchop. For instance, if the two signals are exactly in phase, the counter state will increment (or decrement) steadily, while if their phase-shift is 90 $^\circ$ , the counter state will remain unchanged, as it will be incremented and decremented in exactly the same way during both states

of Fchop. Since the duty-cycle of Fchop is exactly 50%, the frequency of the CCO is not critical. However, it should be much higher than Fdrive to minimize quantization errors in the digitized phase shift accumulated by the counter.

The circuit diagram of the gm stage and the CCO is shown in Fig. 27.8.3. Unlike [5], the relaxed gain requirements mean that the gm stage can be realized by a simple differential pair with a current mirror load. However, the phase shift and spread of the RC filter formed by its input capacitance and the resistance of the thermopile will be indistinguishable from the ETF's phase shift. To minimize this, the input devices of the single-stage OTA are near-minimum size and are cascaded for maximum bandwidth. The CCO is a minimum-size 3-stage ring oscillator, which has been optimized for highest current-to-frequency gain. In order to fix the operating point of the CCO, a 6b current DAC (IDAC) is used to trim the offset of the gm-stage and the spread of the CCO before every conversion. During the trimming phase, the MSB-1 bit of the counter is compared to a reference clock. Depending on the result, the IDAC value is updated by a ramp-search algorithm to fix the CCO output frequency to 220MHz. Although the counter output is insensitive to variations in the nominal CCO frequency, trimming is necessary to avoid exceeding the maximum operating frequency of the counter when Fcco is too high, or introducing too much quantization noise when Fcco is too low.

An array of 5 TD sensors (highlighted in the die photo, Fig. 27.8.7) has been realized in a standard 0.16 $\mu\text{m}$  1P5M CMOS process. The total power consumption of each sensor is 3.6mW, with 50% and 40% of the power dissipated in the ETF's heater and the counter, respectively. In order to demonstrate the low-voltage capability of the proposed architecture, the supply of the analog section (gm stage, CCO and IDAC) was set to 1.35V for all reported measurements, while the digital supply was kept at the standard 1.8V so as not to limit counter speed. Fig. 27.8.4 shows the FFT of the output bitstream during a fine conversion. The thermal noise floor corresponds to a resolution of 0.6 $^\circ\text{C}$  (rms) in a 1.1ms conversion time. As shown in Fig. 27.8.5, the estimated inaccuracy of 80 sensors (16 samples) after a single point temperature trim at 65 $^\circ\text{C}$ , as is typical in microprocessor applications [1], is  $\pm 1.5^\circ\text{C}$  ( $3\sigma$ ) from -10 to 125 $^\circ\text{C}$ .

The performance of the sensor is summarized in Fig. 27.8.6 and compared to that of other sensors intended for microprocessor monitoring. Due to the additional delay and noise introduced by the CCO, the sensor's accuracy and resolution are somewhat degraded with respect to prior TD sensors employing a more analog read-out [5]. However, after a one-point-trim, it is still more accurate than other state-of-the-art BJT- or delay-based temperature sensors intended for thermal monitoring applications. It is also the second smallest, which demonstrates the advantages of the proposed highly digital read-out architecture, despite its realization in a mature 0.16 $\mu\text{m}$  CMOS process. Since 70% of the sensor's area is occupied by digital circuitry, porting the sensor to a 32nm process should reduce the digital area by 20 $\times$ , and thus reduce the total sensor area to less than 1650 $\mu\text{m}^2$ .

### Acknowledgements:

The authors thank Mike Perrott for introducing us to the joys of CppSim.

### References:

- [1] J. Shor, K. Luria, "Miniaturized BJT-Based Thermal Sensor for Microprocessors in 32- and 22-nm Technologies," *IEEE J. of Solid-State Circuits*, vol. 48, pp. 2860-2867, Nov. 2013.
- [2] H. Lakdawala, et al., "A 1.05V 1.6mW 0.45 $^\circ\text{C}$   $3\sigma$ -resolution  $\Delta\Sigma$ -based temperature sensor with parasitic-resistance compensation in 32 nm digital CMOS process," *IEEE J. Solid-State Circuits*, vol. 44, no. 12, pp. 3621-3630, Dec. 2009.
- [3] S. Hwang, et al., "A 0.008 mm $^2$  500 uW 469 kS/s Frequency-to-Digital Converter Based CMOS Temperature Sensor With Process Variation Compensation," *IEEE Trans. Circuits and Systems-I*, vol. 60, is. 9, pp. 2241-2248, Sept. 2013.
- [4] G. Chowdhury, et al., "An On-Chip Temperature Sensor With a Self-Discharging Diode in 32-nm SOI CMOS," *IEEE Trans. Circuits and Systems-II*, vol. 59, no. 9, pp. 568-572, Sept. 2012.
- [5] U. Sonmez, et al., "A 0.008-mm $^2$  Area-Optimized Thermal-Diffusivity-Based Temperature Sensor in 160-nm CMOS for SoC Thermal Monitoring," *European Solid-State Circuits Conf.*, Sept. 2014.
- [6] C. P. L. van Vroonhoven, K. A. A. Makinwa, "Thermal diffusivity sensing: A new temperature sensing paradigm," *IEEE Custom Integrated Circuits Conf.*, Sept. 2011.




Figure 27.8.1: Block diagram of the proposed thermal diffusivity temperature sensor with a VCO-based phase domain  $\Delta\Sigma$  modulator, and the accompanying timing diagram.




Figure 27.8.2: Timing diagram showing the  $\Delta\Sigma$  action of the VCO and the up/down counter combination.




Figure 27.8.3: Circuit schematic of the analog front-end (gm stage and CCO) of the proposed temperature sensor.




Figure 27.8.4: FFT of the phase-domain  $\Delta\Sigma$  modulator bitstream during fine conversion with 122880 samples, rectangular window, averaged over 6 FFTs.




Figure 27.8.5: Measured sensor-to-sensor temperature errors for 16 chips (80 sensors) after single-point trimming at 65°C. Bold dotted lines indicate 3 $\sigma$  limits.

	This Work	[1]	[1]	[2]	[3]	[4]	[5]
Technology	160nm	32nm	22nm	32nm	65nm	32nm	160nm
Sensor Type	TD	BJT	BJT	BJT	Delay	Diode	TD
Inaccuracy (3 $\sigma$ )							
Untrimmed	$\pm 6.5^\circ\text{C}$	-	-	$\pm 5^\circ\text{C}$	-	-	$\pm 2.4^\circ\text{C}$
Single Temp. Trim	$\pm 1.5^\circ\text{C}$	$\pm 4.5^\circ\text{C}$	-	-	$\pm 1.5^\circ\text{C}^*$	-	$\pm 0.65^\circ\text{C}$
Two Temp. Trim	-	$\pm 1.2^\circ\text{C}$	$\pm 1.5^\circ\text{C}$	-	-	$\pm 1.95^\circ\text{C}$	-
Temp. Range							
-10 - 125 °C	20 - 110 °C	-10 - 110 °C	-10 - 110 °C	0 - 110 °C	0 - 100 °C	-40 - 125 °C	
Area (mm <sup>2</sup> )	0.0046	0.02	0.006	0.02	0.008	0.001	0.008
Resolution (RMS)	0.6°C	0.19°C	0.25°C	0.15°C	0.94°C	0.25°C	0.2°C
Speed	0.9kS/s	2kS/s	1.4 kS/s	1.2kS/s	469kS/s	2.5kS/s	1kS/s
Power	3.6mW	3.78mW	1.35mW	1.6mW	0.5mW	0.5mW	3.1mW

\* Peak to peak error variation

Figure 27.8.6: Performance summary and comparison with previous work.




Figure 27.8.7: Die micrograph with individual temperature sensors highlighted.